An FPGA Dynamically Reconfigurable Framework for Modular Robotics
نویسندگان
چکیده
Dynamic Reconfiguration has always constituted a challenge for embedded systems designers. Nowadays, technological developments make possible to do it on Xilinx FPGAs, but setting up a dynamically reconfigurable system remains a painful and complicated task. In this paper we propose a framework for performing it in an easy way, for a specific application: Modular Robotics. We propose an architecture containing a Microblaze processor and a reconfigurable module. The module is defined in VHDL and synthesized by the user; then we provide the scripts for easily generating the corresponding configuration bitstreams for a dynamic partial reconfigurable controller for our Modular Robot. The proposed framework is easily extendable to other applications.
منابع مشابه
Dynamic Power Sharing for Self-Reconfigurable Modular Robots
Dynamic power sharing is used to extend the operation time of self-reconfigurable modular robots [1]. In this area of research, power and energy consumption has consistently been a critical factor in the determination of a robot’s operation time. To this end, a method to dynamically share power would enable the robot to extend its operation time and allow it to function well beyond its individu...
متن کاملAdaptive Online Performance and Power estimation Framework for Dynamic Reconfigurable Embedded Systems
Runtime dynamic reconfiguration of field-programmable gate arrays (FPGAs) and devices incorporating both microprocessors and FPGA has been successfully utilized to both increase performance and reduce power consumption for embedded applications. Previous approaches primarily utilized design time information to schedule the reconfiguration process. While these methods are successful, they do not...
متن کاملDynamically Self-Reconfigurable Machine Learning Structure for FPGA Implementation
In this paper, we describe organization of a machine learning system based on dynamically reconfigurable architecture and self-organization. This system learns typical neural network tasks using self-organizing learning array algorithm described elsewhere. To develop this system, we adopt hardware-software codesign approach based on combining an array of VIRTEX XCV1000 FPGAs with custom softwar...
متن کاملMphil Thesis
This project investigates a self-reconfiguring rSoC (reconfigurable System on Chip) system which automatically and dynamically loads peripheral controllers, based on the peripherals connected to the system. The Xilinx Virtex-II FGPA, which supports dynamic partial reconfiguration, is used as the experimental target. To implement the system, three main areas are investigated: the peripheral auto...
متن کاملISSCC 2003 / SESSION 2 / MULTIMEDIA SIGNAL PROCESSING / PAPER 2.7 2.7 A 1GOPS Reconfigurable Signal Processing IC with Embedded FPGA and 3-Port 1.2GB/s Flash Memory Subsystem
Increasing complexity of system design and shorter time-to-market requirements lead research towards the investigation of hybrid systems including processors enhanced by programmable logic [1][2]. A dynamically reconfigurable processing unit tightly connected to a Flash EEPROM memory subsystem is presented. The reconfigurable processing unit targets image-voice processing and recognition applic...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
دوره شماره
صفحات -
تاریخ انتشار 2005